How does swipeandhired work?

You set your target roles, salary floor and locations once. swipeandhired scores matching postings against your profile, drafts tailored application materials with AI, and either lets you swipe to apply, one tap at a time, or runs fully on autopilot. Every application is tracked in your dashboard.

Which ATS platforms does swipeandhired support?

All of them. swipeandhired applies on every applicant tracking system (ATS) employers use, including Workday, SmartRecruiters, Greenhouse, iCIMS, Lever, Ashby, Taleo, SuccessFactors, Oracle Cloud and Jobvite, and on a company's own careers page when it uses none of them. You can also bring any posting yourself by link or pasted text.

Can I cancel my subscription?

Anytime, in one click from the billing portal in Settings. Your plan stays active until the end of the current billing period. No retention calls, no dark patterns.

Is my data used for training AI models?

No. Your resume and application data are processed only to run the service for you, matching, drafting, and submitting applications. We never sell your data. If you bring your own AI provider key, requests go directly to your provider under their terms.

Analog IC Design Engineer at ON Semiconductor, Cork

Analog IC Design Engineer at ON Semiconductor in Cork. Est. up to $80k. Apply with swipeandhired.

onsemi is seeking an Analog IC Designer to join its Core Analog IP Development Centre of Excellence in Cork, Ireland. You will design and develop power, clock, monitoring and reset IP for the Treo platform in BCD65 technology, including bandgap references, LDOs, DC–DC regulators, oscillators and PLLs.

Your day-to-day work will focus on transistor-level circuit design, simulation across process, voltage and temperature conditions, layout collaboration and post-layout verification. You will support silicon characterisation and debugging, document design results, and work with product teams to ensure IP meets performance and integration requirements and can be reused across the platform. You will also mentor junior engineers and contribute to delivering designs through validation and into mass production.

Product Engagement and IP Roadmaps

Contribute to the development of power, clock, monitoring and reset IP in the Treo BCD65 platform.

Engage directly with product-line teams and stakeholders to understand product needs, operating conditions, integration constraints and future requirements.

Translate these needs into clear IP specifications and prioritised development roadmaps for the Core Analog teams, balancing immediate product commitments with longer-term platform requirements.

Evaluate circuit design trade-offs across performance, power, area, robustness, testability and integration complexity.

Champion reusable IP, configurable features and consistent interfaces that support adoption across multiple products while limiting unnecessary customisation.

Communicate design proposals, roadmap priorities and technical decisions clearly through design reviews, presentations and written documentation.

Analog Design and Production Delivery

Design and develop analog IP including bandgap references, low-dropout regulators (LDOs), DC–DC regulators, oscillators, phase-locked loops (PLLs), monitoring circuits and reset functions.

Own block development from specification through transistor-level design, simulation, layout guidance, verification and silicon characterisation.

Verify performance across process, voltage and temperature corners, including mismatch, noise, stability, start-up behaviour and relevant operating modes.

Work closely with layout engineers to address matching, parasitics, isolation, coupling and device reliability, and ensure post-layout performance meets specifications.

Collaborate with product integration, validation, test and product engineering teams to resolve issues and support successful transfer to mass production.

Create clear design documentation, integration guidance and characterisation reports that enable efficient IP reuse and maintenance.

Technical Leadership, Mentoring and AI Adoption

Mentor junior engineers in analog design fundamentals, simulation methodology, design reviews and silicon debug.

Provide technical guidance and constructive design feedback, sharing knowledge and strengthening engineering practices across the Core Analog teams.

Help identify and assess practical opportunities for AI-assisted analog design and layout, including design-space exploration, simulation automation, results analysis, documentation and layout assistance.

Apply sound engineering judgement when evaluating AI-generated outputs, retaining rigorous verification, traceability and protection of confidential design information.

A bachelor’s degree in electrical or electronic engineering, or a closely related discipline, with at least 8 years of relevant analog IC design experience; or a master’s degree in a relevant discipline with at least 4 years of relevant analog IC design experience.

Demonstrated hands-on design experience with bandgap references, LDOs, DC–DC regulators, oscillators and PLLs.

A proven track record of taking several products through the full development lifecycle to mass production, including silicon evaluation, debugging and production support.

Strong analog circuit fundamentals and practical expertise in transistor-level design, simulation, layout-dependent effects and post-layout verification.

The ability to assess product requirements and translate them into robust, reusable analog IP designs.

Experience engaging with product lines and translating competing product requirements into coherent IP specifications, development priorities and roadmaps.

Demonstrated experience mentoring junior engineers and providing technical guidance through design reviews.

Strong communication and presentation skills, with the ability to explain complex technical concepts, present trade-offs and build alignment across engineering teams and product stakeholders.

A solid understanding of how AI can contribute to analog design and layout, including practical use cases, limitations and the need for independent engineering verification.

Desirable Experience

Experience in BCD technologies, particularly BCD65, and analog IP development for mixed-signal platforms.